

# MYS-ZU5EV-8E4D-EDGE

## TABLE OF CONTENTS

1	TITLE PAGE	19	QSPI & eMMC & TF
2	SYSTEM BLOCK	20	ETHERNET
3	POWER BLOCK	21	Mini DisplayPort
4	CLOCK BLOCK	22	MIPI CSI
5	RESET BLOCK	23	ADV7619
6	CLOCK	24	HDMI
7	ZU5_CFG & WD	25	USB2.0 PHY
8	ZU5_PSMIO & EEPROM & SECURe	26	USB HUB
9	ZU5_PSDDR	27	USB CONNECTOR
10	ZU5_PSGTR	28	RS485 & RS232 & CAN & DEBUG
11	ZU5_bank43_44 & BT1120	29	EXP CONNECTOR
12	ZU5_bank64_65	30	POWER_IN
13	ZU5_bank45_46_66	31	POWER_PMIC
14	ZU5_bank_GTH	32	POWER_PSLP
15	ZU5_POWER	33	POWER_PSFP
16	ZU5_GND	34	POWER_PL
17	DDR4_1_2	35	MEC
18	DDR4_3_4	36	

REV	DATE	Description
Ver 1	2020-01-15	Initial Release.


## DESIGN CONSIDERATIONS

DESIGN NOTE:  
Example text for informational design notes .

DESIGN NOTE:  
Example text for cautionary design notes.

**DESIGN NOTE:**  
Example text for critical design notes.

**LAYOUT NOTE:**  
Example text for critical layout guidelines.



TPS6508641 \*1  
 TPS54335 \*2  
 RT9013-25GB \*1  
 TPS51200 \*1  
 TPS22920 \*7  
 CSD16570Q5B \*1  
 PMV27UPEAR \*1  
 CSD87381P \*2  
 CSD86350Q5DT \*1

Black: PS LP  
 Blue: PS FP  
 Pink: PL

12V  
 3.5A  
 12V total 4.5A

BUCK3,4,5  
 Vin: 3V~5.5V

LDOA2, LDOA3  
 Vin: 1.62V~1.98V;  
 Vout: 0.75V~1.5V, 600mA

VTT LDO  
 Vin: 1.2V~3.3V; Vou = Vin/2









LDOA1  
 Vin: 4.5V~5.5V;  
 Vout: 1.35V~3.3V, 200mA

BUCK3,4,5  
 Vin: 3V~5.5V


LDOA2, LDOA3  
 Vin: 1.62V~1.98V; Vout: 0.75V~1.5V, 600mA

SWB1, SWB2  
 Vin: 0.5V~3.3V; 400mA

SWA1  
 Vin: 0.5V~3.3V; 300mA



STEP3 load switch 1 (GPO1) PS FP  
 STEP8 load switch 2 (GPO4) PL FP  
 CTRL3 close PSFP: GPO1 off; LDOA1 off, VTT LDO off  
 CTRL5 close PL: SWB1, SWB2 off; LDOA3 off, GPO4 off



5

4

3

2

1

D

D

C


C


B







B

A







A































		<a href="http://www.myrir-tech.com">http://www.myrir-tech.com</a>		
		Title: MYS-ZU5EV-8E4D-EDGE		
Size: A3	Document Number: 09_ZU5_PSSDDR	Draw By: MYIR	Date: Sunday, June 28, 2020	Rev: VER 1
Sheet: 9 of 35		Date: Sunday, June 28, 2020		









5

4

3

2

1

D

D

C


C



B

B


A

A







PS Decoupling Capacitor



PL Decoupling Capacitor






VCU Decoupling Capacitor














# QSPI












# eMMC





# TF Card





















































CTRL1: reset GPO3  
 CTRL2: enable and disable SWA1  
 CTRL3: PSFP\_PWR\_EN  
 CTRL4: Power on enable  
 CTRL5: PL\_PWR\_EN  
 CTRL6: select BUCK3 voltage; =0, BUCK3 is 1.2V

GPO1: buck1 power good  
 GPO2: I2C GPO  
 GPO3: resff board  
 GPO4: buck2 power good







CTRL3: =0, GPO1 off, LDOA1 off  
 CTRL5: =0, GPO4 off, LDOA3 off




(29) BOARD\_PWRON >> BOARD\_PWRON R307 0R/4/5% MAIN\_SEQUENCE  
 (8) FULLPWR\_ON >> FULLPWR\_ON R308 0R/4/5% PSFP\_PWR\_ON  
 (8) PLPWR\_ON >> PLPWR\_ON R309 0R/4/5% PL\_PWR\_ON  
 BUCK1\_PG >> BUCK1\_PG (33)  
 BUCK4\_PG >> BUCK4\_PG (29.34)




		<a href="http://www.myrir-tech.com">http://www.myrir-tech.com</a>	
		Title: MYS-ZU5EV-8E4D-EDGE	
Size: A3	Document Number: 31_POWER_PMIC	Date: Sunday, June 28, 2020	Rev: VER 1
Draw By: MYIR			Sheet: 31 of 35











VCC\_PSINTFP\_0V85, VCC\_PSINTFP\_DDR, VCC\_PSMGTRAVCC\_0V85




VCC\_PSDDR\_PLL\_1V8, VCC\_PSMGTRAVTT\_1V8




Mini DisplayPort







STEP8  
VCCINT\_0V85, VCCINT\_IO\_0V85, VCCBRAM\_0V85




STEP9  
VCCINT\_VCU\_0V9, MGTAVCC\_0V9




STEP10  
VCC1V8, VCC\_PL\_1V8, MIPI\_VCC1V8








### BGA FIDUCIAL



### PCB FIDUCIAL



**DESIGN NOTE:  
For board install**

